



The University of Aizu

DN-SoC: FPGA Implementation of Doanh Neuromorphic System-on-Chip

Ngo-Doanh NGUYEN

2023.09.19

<https://www.u-aizu.ac.jp/misc/neuro-eng/>



Overview

1. Package SNN IP
2. SoC Integration with MicroBlaze
3. Software Implementation
4. Flash memory configuration



Overview

1. Package SNN IP
2. SoC Integration with MicroBlaze
3. Software Implementation
4. Flash memory configuration



Successful Synthesizing SNN IP

- Success = This Instance Area Report
- Success = No Error in .log file

```
12 | FDPE | 2 |
13 | FDRE | 1806 |
14 | FDSE | 1 |
```

Report Instance Areas:

| Instance | Module | Cells |
|------------------------|---------------|-------|
| 1 top | | 15203 |
| 2 SNNO | SNN_wrapper | 14943 |
| 3 SNPC_top0 | SNPC_top | 5870 |
| 4 SNPC0 | SNPC | 4715 |
| 5 CNTLO | SNPC_ctrl_18 | 793 |
| 6 \LIF_GEN[0].LIFO | LIF_neuron_19 | 56 |
| 7 \LIF_GEN[10].LIFO | LIF_neuron_20 | 56 |
| 8 \LIF_GEN[11].LIFO | LIF_neuron_21 | 56 |
| 9 \LIF_GEN[12].LIFO | LIF_neuron_22 | 56 |
| 10 \LIF_GEN[13].LIFO | LIF_neuron_23 | 56 |
| 11 \LIF_GEN[14].LIFO | LIF_neuron_24 | 56 |
| 12 \LIF_GEN[15].LIFO | LIF_neuron_25 | 56 |
| 13 \LIF_GEN[16].LIFO | LIF_neuron_26 | 56 |
| 14 \LIF_GEN[17].LIFO | LIF_neuron_27 | 56 |
| 15 \LIF_GEN[18].LIFO | LIF_neuron_28 | 56 |
| 16 \LIF_GEN[19].LIFO | LIF_neuron_29 | 56 |
| 17 \LIF_GEN[1].LIFO | LIF_neuron_30 | 56 |
| 18 \LIF_GEN[20].LIFO | LIF_neuron_31 | 56 |
| 19 \LIF_GEN[21].LIFO | LIF_neuron_32 | 56 |
| 20 \LIF_GEN[22].LIFO | LIF_neuron_33 | 56 |
| 21 \LIF_GEN[23].LIFO | LIF_neuron_34 | 56 |
| 22 \LIF_GEN[24].LIFO | LIF_neuron_35 | 56 |
| 23 \LIF_GEN[25].LIFO | LIF_neuron_36 | 56 |
| 24 \LIF_GEN[26].LIFO | LIF_neuron_37 | 56 |
| 25 \LIF_GEN[27].LIFO | LIF_neuron_38 | 56 |
| 26 \LIF_GEN[28].LIFO | LIF_neuron_39 | 56 |
| 27 \LIF_GEN[29].LIFO | LIF_neuron_40 | 56 |
| 28 \LIF_GEN[2].LIFO | LIF_neuron_41 | 56 |
| 29 \LIF_GEN[30].LIFO | LIF_neuron_42 | 56 |
| 30 \LIF_GEN[31].LIFO | LIF_neuron_43 | 56 |
| 31 \LIF_GEN[32].LIFO | LIF_neuron_44 | 56 |
| 32 \LIF_GEN[33].LIFO | LIF_neuron_45 | 56 |
| 33 \LIF_GEN[34].LIFO | LIF_neuron_46 | 56 |
| 34 \LIF_GEN[35].LIFO | LIF_neuron_47 | 56 |
| 35 \LIF_GEN[36].LIFO | LIF_neuron_48 | 56 |
| 36 \LIF_GEN[37].LIFO | LIF_neuron_49 | 56 |
| 37 \LIF_GEN[38].LIFO | LIF_neuron_50 | 56 |
| 38 \LIF_GEN[39].LIFO | LIF_neuron_51 | 56 |
| 39 \LIF_GEN[3].LIFO | LIF_neuron_52 | 56 |
| 40 \LIF_GEN[40].LIFO | LIF_neuron_53 | 56 |
| 41 \LIF_GEN[41].LIFO | LIF_neuron_54 | 56 |
| 42 \LIF_GEN[42].LIFO | LIF_neuron_55 | 56 |
| 43 \LIF_GEN[43].LIFO | LIF_neuron_56 | 56 |

```
82 | VGEN_RAM[34].RO | sram_sp_w8_b1024_freepdk45_94 | 12 |
83 | VGEN_RAM[35].RO | sram_sp_w8_b1024_freepdk45_95 | 12 |
84 | VGEN_RAM[36].RO | sram_sp_w8_b1024_freepdk45_96 | 12 |
85 | VGEN_RAM[37].RO | sram_sp_w8_b1024_freepdk45_97 | 12 |
86 | VGEN_RAM[38].RO | sram_sp_w8_b1024_freepdk45_98 | 12 |
87 | VGEN_RAM[39].RO | sram_sp_w8_b1024_freepdk45_99 | 12 |
88 | VGEN_RAM[3].RO | sram_sp_w8_b1024_freepdk45_100 | 12 |
89 | VGEN_RAM[40].RO | sram_sp_w8_b1024_freepdk45_101 | 12 |
90 | VGEN_RAM[41].RO | sram_sp_w8_b1024_freepdk45_102 | 12 |
91 | VGEN_RAM[42].RO | sram_sp_w8_b1024_freepdk45_103 | 12 |
92 | VGEN_RAM[43].RO | sram_sp_w8_b1024_freepdk45_104 | 12 |
93 | VGEN_RAM[44].RO | sram_sp_w8_b1024_freepdk45_105 | 12 |
94 | VGEN_RAM[45].RO | sram_sp_w8_b1024_freepdk45_106 | 12 |
95 | VGEN_RAM[46].RO | sram_sp_w8_b1024_freepdk45_107 | 12 |
96 | VGEN_RAM[47].RO | sram_sp_w8_b1024_freepdk45_108 | 305 |
97 | VGEN_RAM[4].RO | sram_sp_w8_b1024_freepdk45_109 | 12 |
98 | VGEN_RAM[5].RO | sram_sp_w8_b1024_freepdk45_110 | 12 |
99 | VGEN_RAM[6].RO | sram_sp_w8_b1024_freepdk45_111 | 12 |
100 | VGEN_RAM[7].RO | sram_sp_w8_b1024_freepdk45_112 | 12 |
101 | VGEN_RAM[8].RO | sram_sp_w8_b1024_freepdk45_113 | 12 |
102 | VGEN_RAM[9].RO | sram_sp_w8_b1024_freepdk45_114 | 12 |
103 | SNPC1 | SNPC_parameterized0 | 1141 |
104 | CNTLO | SNPC_ctrl | 98 |
105 | \LIF_GEN[0].LIFO | LIF_neuron | 71 |
106 | \LIF_GEN[1].LIFO | LIF_neuron_0 | 71 |
107 | \LIF_GEN[2].LIFO | LIF_neuron_1 | 71 |
108 | \LIF_GEN[3].LIFO | LIF_neuron_2 | 71 |
109 | \LIF_GEN[4].LIFO | LIF_neuron_3 | 71 |
110 | \LIF_GEN[5].LIFO | LIF_neuron_4 | 71 |
111 | \LIF_GEN[6].LIFO | LIF_neuron_5 | 71 |
112 | \LIF_GEN[7].LIFO | LIF_neuron_6 | 71 |
113 | \LIF_GEN[8].LIFO | LIF_neuron_7 | 71 |
114 | \LIF_GEN[9].LIFO | LIF_neuron_8 | 71 |
115 | XBAR0 | xbar__parameterized0 | 333 |
116 | VGEN_RAM[0].RO | sram_sp_w8_b1024_freepdk45 | 27 |
117 | VGEN_RAM[1].RO | sram_sp_w8_b1024_freepdk45_9 | 12 |
118 | VGEN_RAM[2].RO | sram_sp_w8_b1024_freepdk45_10 | 12 |
119 | VGEN_RAM[3].RO | sram_sp_w8_b1024_freepdk45_11 | 12 |
120 | VGEN_RAM[4].RO | sram_sp_w8_b1024_freepdk45_12 | 12 |
121 | VGEN_RAM[5].RO | sram_sp_w8_b1024_freepdk45_13 | 12 |
122 | VGEN_RAM[6].RO | sram_sp_w8_b1024_freepdk45_14 | 12 |
123 | VGEN_RAM[7].RO | sram_sp_w8_b1024_freepdk45_15 | 12 |
124 | VGEN_RAM[8].RO | sram_sp_w8_b1024_freepdk45_16 | 12 |
125 | VGEN_RAM[9].RO | sram_sp_w8_b1024_freepdk45_17 | 113 |
126 | converter | transform_spike | 314 |
127 | spk_rom | spike_rom | 228 |
128 | w1_rom | weights_l1_rom | 8335 |
129 | w2_rom | weights_l2_rom | 196 |
130 | slave_if | SNN_slave_if_v1_1_500_AXI | 259 |
```

Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:36



Packaging SNN IP (1)

- Find Tools/Create and Package New IP

| Name | Constraints | Status | WNS | TNS | WHS | THS | TPWS | Total Power | Failed Routes | LUT | FF | BRAMS | URAM | DSP | Start | Elapsed | Run Strategy | Report Strategy |
|---------|-------------|------------------------|-----|-----|-----|-----|------|-------------|---------------|------|-----|-------|------|-----|------------------|----------|---|-----------------------|
| synth_1 | constrs_1 | synth_design Complete! | | | | | | | | 8515 | 274 | 29.0 | 0 | 0 | 9/13/23, 1:35 PM | 00:01:47 | Flow_AreaOptimized_high* (Vivado Synthesis 2019) | Vivado Synthesis Defa |
| impl_1 | constrs_1 | Not started | | | | | | | | | | | | | | | Vivado Implementation Defaults (Vivado Implementation 2019) | Vivado Implementatio |



Packaging SNN IP (2)

- Choose “Package your current project” & Finish

| Name | Constraints | Status | WNS | TNS | WHS | THS | TPWS | Total Power | Failed Routes | LUT | FF | BRAMs | URAM | DSP | Start | Elapsed | Run Strategy | Report Strategy |
|---------|-------------|------------------------|-----|-----|-----|-----|------|-------------|---------------|------|-----|-------|------|-----|------------------|----------|---|-----------------------|
| synth_1 | constrs_1 | synth_design Complete! | | | | | | | | 8515 | 274 | 29.0 | 0 | 0 | 9/13/23, 1:35 PM | 00:01:47 | Flow_AreaOptimized_high* (Vivado Synthesis 2019) | Vivado Synthesis Defa |
| impl_1 | constrs_1 | Not started | | | | | | | | | | | | | | | Vivado Implementation Defaults (Vivado Implementation 2019) | Vivado Implementatio |



Packaging SNN IP (3)


- Choose “Review and Package”. Package IP. Exit Vivado.

The screenshot shows the Vivado Project Manager interface for a project named 'SNN'. The 'Review and Package' step is selected in the 'Packaging Steps' list. The 'Review and Package' section displays the following information:

- Summary**
 - Display name: SNN_top_v1_0
 - Description: SNN_top_v1_0
 - Root directory: /home/doanh/Work/FPGA_SNN
- After Packaging**
 - Create archive of IP - /home/doanh/Work/FPGA_SNN/SNN_processor_SNN_top_1.0.zip
 - IP will be made available in the catalog using the repository - /home/doanh/Work/FPGA_SNN
 - [Edit packaging settings](#)

The 'Package IP' button is located at the bottom right of the 'Review and Package' section.

| Name | Constraints | Status | WNS | TNS | WHS | THS | TPWS | Total Power | Failed Routes | LUT | FF | BRAMs | URAM | DSP | Start | Elapsed | Run Strategy | Report Strategy |
|---------|-------------|------------------------|-----|-----|-----|-----|------|-------------|---------------|------|-----|-------|------|-----|------------------|----------|---|-----------------------|
| synth_1 | constrs_1 | synth_design Complete! | | | | | | | | 8515 | 274 | 29.0 | 0 | 0 | 9/13/23, 1:35 PM | 00:01:47 | Flow_AreaOptimized_high* (Vivado Synthesis 2019) | Vivado Synthesis Defa |
| impl_1 | constrs_1 | Not started | | | | | | | | | | | | | | | Vivado Implementation Defaults (Vivado Implementation 2019) | Vivado Implementatio |



Overview

1. Package SNN IP
2. SoC Integration with MicroBlaze
3. Software Implementation
4. Flash memory configuration



SoC Integration (1)

- Create a new Vivado project. Choose xc7a100tcsg324-1

The screenshot shows the Vivado HLx Editions interface. The 'New Project' wizard is active, and the 'Default Part' selection window is open. The search criteria are 'xc7a100tcs', resulting in 4 matches. The selected part is 'xc7a100tcsg324-1'.

| Part | I/O Pin Count | Available IOBs | LUT Elements | FlipFlops | Block RAMs | Ultra RAMs | DSPs | Gb Tr |
|-------------------|---------------|----------------|--------------|-----------|------------|------------|------|-------|
| xc7a100tcsg324-3 | 324 | 210 | 63400 | 126800 | 135 | 0 | 240 | 0 |
| xc7a100tcsg324-2 | 324 | 210 | 63400 | 126800 | 135 | 0 | 240 | 0 |
| xc7a100tcsg324-2L | 324 | 210 | 63400 | 126800 | 135 | 0 | 240 | 0 |
| xc7a100tcsg324-1 | 324 | 210 | 63400 | 126800 | 135 | 0 | 240 | 0 |



SoC Integration (1)

- Create a new Vivado project. Choose xc7a100tcsg324-1

3

1

2

| Name | Constraints | Status | WNS | TNS | WHS | THS | TPWS | Total Power | Failed Routes | LUT | FF | BRAMS | URAM | DSP | Start | Elapsed | Run Strategy | Report Strategy |
|---------|-------------|------------------------|-----|-----|-----|-----|------|-------------|---------------|------|-----|-------|------|-----|------------------|----------|---|-----------------------|
| synth_1 | constrs_1 | synth_design Complete! | | | | | | | | 8515 | 274 | 29.0 | 0 | 0 | 9/13/23, 1:35 PM | 00:01:47 | Flow_AreaOptimized_high* (Vivado Synthesis 2019) | Vivado Synthesis Defa |
| impl_1 | constrs_1 | Not started | | | | | | | | | | | | | | | Vivado Implementation Defaults (Vivado Implementation 2019) | Vivado Implementatio |



SoC Integration (2)

- Create new block design

The screenshot shows the Vivado IDE interface for a project named 'SNN_UART_SoC'. The IP Integrator on the left has 'Create Block Design' highlighted with a red box and a circled '1'. A dialog box titled 'Create Block Design' is open in the center, with the 'Design name' field set to 'design_1' and the 'OK' button highlighted with a red box and a circled '2'. The background shows the Project Summary, Sources, and Design Runs panels.

| Name | Constraints | Status | WNS | TNS | WHS | THS | TPWS | Total Power | Failed Routes | LUT | FF | BRAMs | URAM | DSP | Start | Elapsed | Run Strategy | Report Strategy |
|---------|-------------|-------------|-----|-----|-----|-----|------|-------------|---------------|-----|----|-------|------|-----|-------|---------|---|--|
| synth_1 | constrs_1 | Not started | | | | | | | | | | | | | | | Vivado Synthesis Defaults (Vivado Synthesis 2019) | Vivado Synthesis Default Reports (Vivado Synthesis 2019) |
| impl_1 | constrs_1 | Not started | | | | | | | | | | | | | | | Vivado Implementation Defaults (Vivado Implementation 2019) | Vivado Implementation Default Reports (Vivado Implementation 2019) |



SoC Integration (3)

- Add packaged SNN IP into project

The screenshot shows the Vivado IP Integrator interface. The Project Manager on the left has the 'Settings' icon highlighted with a red box and the number '1'. The 'Settings' dialog is open, with the 'IP' section expanded and 'Repository' selected, highlighted with a red box and the number '2'. The 'IP > Repository' dialog is open, showing the 'IP Repositories' section with a '+' button highlighted by a red box and the number '3'. The 'IP Repositories' dialog is open, showing a file browser with the directory '/home/doanh/Work/FPGA_SNN' selected, highlighted with a red box and the number '4'. A red box on the right contains the text 'Find your packaged IP location & Select'. The Tcl Console at the bottom shows the following commands and output:

```
INFO: [IP_Flow 19-234] Refreshing IP
INFO: [IP_Flow 19-1784] No user IP
INFO: [IP_Flow 19-2313] Loaded Vivado
set_property coreContainer.enable 1
create_bd_design "design_1"
Wrote: </home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC.srcs/sources_1/bd/design_1/design_1.bd>
update_compile_order -fileset sources_1
```



SoC Integration (4)

- Successful added IP

The screenshot displays the IP Integrator software interface. The 'Settings' dialog for 'IP > Repository' is open, showing the 'IP Repositories' section with a list of repositories. The repository path is set to '/home/doanh/Work/FPGA_SNN (Project)'. The 'Add Repository' dialog is also open, showing a list of IP components, including 'SNN_top_v1_0'. The 'Add Repository' dialog is highlighted with a red box. The 'Tcl Console' at the bottom shows the following commands and output:

```
update_compile_order -fileset source_files_1_0
set_property ip_repo_paths /home/c/...
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP Catalog
INFO: [IP_Flow 19-1700] Loaded user IP Catalog
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/doanh/Work/FPGA_SNN' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is /home/c/...)
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
```



SoC Integration (5)

- Add SNN IP into Block Design

The screenshot displays the Vivado IDE interface for adding an SNN IP to a block design. The IP Catalog window shows a search for 'SNN' with one match, 'SNN_top_v1_0'. The Diagram window shows the IP being added to the design, with a search for 'SNN' and a match for 'SNN_top_v1_0'. The Tcl Console shows the command 'create_bd_cell -type ip -vlnv SNN:processor:SNN_top:1.0 SNN_top_0'.



SoC Integration (6)

- Config SoC - MicroBlaze

The screenshot displays the Xilinx Vivado IP Integrator interface. The 'Run Block Automation' dialog is open, showing configuration options for the 'microblaze_0' block. The dialog is divided into three main sections: 'Block Properties', 'Description', and 'Options'. The 'Options' section includes fields for Preset (Microcontroller), Local Memory (128KB), Local Memory ECC (None), Cache Configuration (None), Debug Module (Debug Only), Peripheral AXI Port (Enabled), Interrupt Controller (unchecked), and Clock Connection (New Cloning Wizard (100 MHz)).

Red circles with numbers 1, 2, and 3 highlight specific elements: 1 points to the 'microblaze_0' block in the diagram, 2 points to the 'Run Block Automation' dialog title, and 3 points to the 'OK' button in the dialog.

The diagram shows a 'microblaze_0' block with ports for INTERRUPT, DEBUG, Clk, and Reset. It is connected to an 'SNN_top_0' block, which has ports for s_axi, s_axi_aclk, and s_axi_aresetn. The 'SNN_top_v1_0' block is also visible.

The Tcl Console at the bottom shows the following commands:

```
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name: Setting the vendor name to 'user.org'.
startgroup
create_bd_cell -type ip -vlnv SNN.processor:SNN_top:1.0 SNN_top_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
```



SoC Integration (7)

- Config SoC - Clock Wizard

Change output Freq into 50MHz.

Change Clk Freq into 50MHz.

Change Source clock into single ended clock

| Input Clock | Port Name | Input Frequency(MHz) | Jitter Options | Input Jitter | Source |
|-------------|-----------|----------------------|----------------|--------------|--------------------------|
| Primary | clk_in1 | 100.000 | UI | 0.010 | Differential clock capab |
| Secondary | clk_in2 | 100.000 | | 0.010 | Single ended clock capat |



SoC Integration (8)

- Config SoC - Add UART Lite

The screenshot displays the Vivado IP Integrator interface for a SoC design named 'design_1'. The interface is divided into several panes:

- Project Manager:** Shows the design hierarchy with 'IP INTEGRATOR' selected.
- IP Catalog:** A search for 'UART' yields two results: 'AXI UART16550' and 'AXI UARTlite'. The 'AXI UARTlite' IP is highlighted with a red box and a circled '2'.
- Diagram:** Shows the SoC block diagram. A red box highlights the 'AXI UARTlite' IP being added to the 'MicroBlaze' block. A red box and circled '3' highlight the 'clk_wiz_1' block, which is connected to the 'AXI UARTlite' IP. A red box and circled '1' highlight the 'Run Connector' button in the top toolbar.
- Block Properties:** Shows the properties for the 'clk_wiz_1' block.
- Tcl Console:** Displays the following commands:

```
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_1]
set_property -dict [list CONFIG.PRIM_SOURCE (single_ended_clock_capable_pin) CONFIG.PRIM_IN_FREQ (50.000) CONFIG.CLKOUT1_REQUESTED_OUT_FREQ (50.000) CONFIG.CLKIN1_JITTER_PS (200.0) CONFIG.MMCM_CLKFBOUT_MULT_F (20.000) CONFIG.MMCM]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location (2 267 -166) [get_bd_cells axi_uartlite_0]
```



SoC Integration (8)

- Config SoC - Config UART Lite

The screenshot displays the Xilinx Vivado IP Integrator interface. The main window shows a block diagram of a SoC with various components like MicroBlaze, AXI Uartlite, Cloning Wizard, and MicroBlaze Debug Module. A red box highlights the AXI Uartlite IP block, with a red circle '1' around it. Another red circle '2' is around the AXI CLK Frequency field in the 'Re-customize IP' dialog. The dialog shows the following settings:

- Component Name: axi_uartlite_0
- AXI CLK Frequency: 50 [10-300]MHz
- Baud Rate: 57600
- Data Bits: 8 [5-8]
- Parity: No Parity Odd Even

The Tcl Console at the bottom shows the following commands:

```
set_property -dict [list CONFIG.PRIM_IN...  
set_property -dict [list CONFIG.PRIM_SOURCE...  
endgroup  
startgroup  
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0  
endgroup  
set_property location {2 267 -166} [get_bd_cells axi_uartlite_0]
```



SoC Integration (9)

- Config SoC - Auto Connection

The screenshot displays the Xilinx IP Integrator interface. A 'Run Connection Automation' dialog box is open in the center, with three red circles highlighting key elements:

- 1:** The 'Run Connection Automation' button in the top status bar.
- 2:** The 'All Automation (6 out of 6 selected)' checkbox in the dialog.
- 3:** The 'OK' button at the bottom of the dialog.

The dialog box contains the following text and options:

Automatically make connections in your design by checking the boxes of the interfaces to connect. Select an interface on the left to display its configuration options on the right.

- All Automation (6 out of 6 selected)
- S_AXI
- UART
- clk_wiz_1
 - clk_in1
 - reset
 - rst_clk_wiz_1_100M
 - ext_reset_in
- SNN_top_0
 - s_axi

Select an interface pin on the left panel to view its options

The background shows a block diagram with various IP blocks including MicroBlaze, AXI Uartlite, Clocking Wizard, and MBD (MicroBlaze Debug Module). A green banner at the top of the diagram area says 'Designer Assistance available. Run Connection Automation'.

```
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {2 267 -166} [get_bd_cells axi_uartlite_0]
set_property -dict [list CONFIG.C_S_AXI_ACLK_FREQ_HZ_0.VALUE_SRC USER] [get_bd_cells axi_uartlite_0]
set_property -dict [list CONFIG.C_BAUDRATE (57600) CONFIG.C_S_AXI_ACLK_FREQ_HZ (50000000) CONFIG.C_S_AXI_ACLK_FREQ_HZ_0 (50)] [get_bd_cells axi_uartlite_0]
```



SoC Integration (10)

- Config SoC - Config Clock Pin

The screenshot displays the Xilinx Vivado IP Integrator interface. The main window shows a block diagram of a SoC with a MicroBlaze core. A red box labeled '1' highlights the 'clk_wt_1' block in the diagram. A 'Customize Port' dialog box is open, showing the configuration for the 'intf_clock_v1_0 (1.0)' component. The dialog box has a red border and a red box labeled '2' around its bottom right corner. The configuration fields are as follows:

| Field | Value |
|------------------------|----------|
| Component Name | clk_out1 |
| Frequency (MHz) | 50 |
| Phase | 0.000 |
| Clk Domain | clk |
| Associated Busif | |
| Associated Clken | 0 |
| Associated Reset | |
| Associated Async Reset | 0 |

Below the dialog box, a Tcl script is visible in the console window:

```
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </microblaze_0/Data> at <0x4060_0000 [ 64K ]>  
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source (Auto) } [get_bd_intf_pins axi_uartlite_0/UART]  
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl_0  
INFO: [board_rule 100-100] connect_bd_intf_net /uart_rtl_0 /axi_uartlite_0/UART  
endgroup  
set_property -dict [list CONFIG.CLK_DOMAIN {clk} CONFIG.FREQ_HZ {50000000}] [get_bd_ports clk_100MHz]  
regenerate_bd_layout
```



SoC Integration (11)

- Validate block design

The screenshot displays the Xilinx Vivado IP Integrator interface. On the left, the 'PROJECT MANAGER' and 'IP INTEGRATOR' panels are visible. The 'IP INTEGRATOR' panel shows a list of components including 'clk_100MHz', 'axi_uartlite_0', 'mdm_1', and 'microblaze_0'. The 'External Port Properties' window for 'clk_100MHz' is open, showing 'Name: clk_100MHz', 'Direction: Input', 'Net: clk_100MHz_1', and 'Frequency (MHz): 50'. The 'IP Catalog' panel shows a search for 'AXI4' and a list of categories like 'User Repository', 'Vivado Repository', and 'AXI Peripheral'. The 'Diagram' panel shows a block design with a central 'MicroBlaze' core connected to various peripherals. Two red circles with numbers '1' and '2' are overlaid on the diagram, highlighting the 'Validate Design' button and the 'Validate Design' dialog box, respectively. The 'Validate Design' dialog box shows a message: 'Validation successful. There are no errors or critical warnings in this design.' The 'Tcl Console' at the bottom shows the following commands and output:

```
set_property -dict [list CONFIG.CLK_DOMAIN {clk} CONFIG.FREQ_HZ {500000000}] [get_bd_ports clk_100MHz]
regenerate_bd_layout
regenerate_bd_layout
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_HZ_d(50) on "/axi_uartlite_0" with propagated value(50.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /SNN_top_0/S_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve
CLK_DOMAIN=/clk_wiz_1_clk_out1
```



SoC Integration (12)

- Create HDL wrapper for block design

The screenshot illustrates the Vivado IDE interface during the creation of an HDL wrapper for a block design. The 'Sources' window (1) shows the design file 'design_1 (design_1.bd) (12)' selected. The 'Create HDL Wrapper' dialog (2) is open, with the 'Let Vivado manage wrapper and auto-update' option selected. The 'Tcl Console' (3) shows the execution of the following commands:

```
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_S_AXI_ACLK_FREQ_HZ(d(50)) on '/axi_uartlite_0' with propagated value(50.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /SNN_top_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve
CLK_DOMAIN=/clk_wiz_1_clk_out1
save_bd_design
Wrote : </home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC.srcs/sources_1/bd/design_1/design_1.bd>
Wrote : </home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC.srcs/sources_1/bd/design_1/ui/bd_1f5defd0_0.ui>
```

Generate HDL wrapper file and copy into project



SoC Integration (13)

- Create Design Constraint

The screenshot displays the Vivado IDE interface. On the left, the 'PROJECT MANAGER' and 'IP INTEGRATOR' panels are visible. The 'Sources' panel shows a project named 'design_1' with a sub-project 'constraints_1'. A red circle with the number '1' highlights the '+' icon in the Sources panel. The 'Add Sources' dialog box is open in the center, with a red circle with the number '2' highlighting the 'Add or create constraints' radio button. At the bottom of the dialog, a red circle with the number '3' highlights the 'Next >' button. The background shows a block diagram of a MicroBlaze SoC with various components like 'microblaze_0', 'microblaze_0_axi_periph', and 'microblaze_0_axi_uartlite_0'.



SoC Integration (14)

- Create Design Constraint

The screenshot shows the IP Integrator software interface. The 'Add Sources' dialog box is open, and the 'Create Constraints File' sub-dialog is also open. The 'Create Constraints File' dialog has the following fields and buttons:

- File type: XDC
- File name: **constraint** (highlighted with red circle 2)
- File location: <Local to Project>
- Buttons: **OK** (highlighted with red circle 3), Cancel

The 'Add Sources' dialog has the following buttons at the bottom:

- Buttons: Add Files, **Create File** (highlighted with red circle 1), Finish, Cancel

The 'Finish' button in the 'Add Sources' dialog is highlighted with red circle 4.

The background shows the IP Integrator interface with a project named 'design_1' and a diagram of a MicroBlaze SoC. The Tcl Console at the bottom shows the following commands and warnings:

```
add_files -norecurse /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
regenerate_bd_layout
validate_bd_design -force
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter C_5_AXI_ACLK_FREQ_HZ_d(50) on '/axi_uartlite_0' with propagated value(50.0). Command ignored
WARNING: [BD 41-927] Following properties on pin /SNN_top_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve
CLK_DOMAIN=/clk_wiz_1_clk_out1
file mkdir /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC/srcs/constrs_1
```



SoC Integration (15)

- Define design constraints (Mapping I/O Pin)

The screenshot displays the Vivado IDE interface for a Block Design project named 'design_1'. The left sidebar shows the 'IP INTEGRATOR' section. The main workspace is divided into several panes:

- Sources:** Shows the project hierarchy with 'design_1_wrapper' and 'constrs_1' containing 'constraint.xdc'.
- IP Catalog:** Displays a list of IP cores and interfaces, including 'AXI4', 'User Repository', 'Vivado Repository', 'Alliance Partners', 'Alveo Card Management', 'Audio Connectivity & Processing', 'Automotive & Industrial', 'AXI Infrastructure', 'AXI Peripheral', 'AXIS Infrastructure', 'BaseIP', 'Basic Elements', and 'Communication & Networking'.
- Diagram:** Shows the content of 'constraint.xdc' with the following code:

```
1 set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 } [get_ports { clk_100MHz }]; #IO_L12P_T1_MRCC_35 Sch=clk[100]
2 set_property -dict { PACKAGE_PIN C2 IOSTANDARD LVCMOS33 } [get_ports { reset_rtl_0 }]; #IO_L16P_T2_35 Sch=rst
3
4 set_property -dict { PACKAGE_PIN D10 IOSTANDARD LVCMOS33 } [get_ports { uart_rtl_0_tx }]; #IO_L19N_T3_VREF_16 Sch=uart_1
5 set_property -dict { PACKAGE_PIN A9 IOSTANDARD LVCMOS33 } [get_ports { uart_rtl_0_rx }]; #IO_L14N_T2_SRCC_16 Sch=uart_1
```
- Source File Properties:** Shows 'constraint.xdc' is enabled, located at '/home/doanh/Work/FPGA_SNN/FPGA/SNN_U...', with a size of 0.5 KB and modified today at 14:39:14 PM.
- Tcl Console:** Shows the execution of Tcl commands to create and manage the constraint file:

```
file mkdir /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC.srscs/constrs_1
file mkdir /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC.srscs/constrs_1/new
close [ open /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC.srscs/constrs_1/new/constraint.xdc w ]
add_files -fileset constrs_1 /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC.srscs/constrs_1/new/constraint.xdc
export_ip_user_files -of_objects [get_files /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC.srscs/constrs_1/new/constraint.xdc] -no_script -reset -force -quiet
remove_files -fileset constrs_1 /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC.srscs/constrs_1/new/constraint.xdc
add_files -fileset constrs_1 -norecuse /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_SoC/SNN_UART_SoC.srscs/constrs_1/new/constraint.xdc
```



SoC Integration (16)

- Synthesize + Implementation + Generate Bitstream

The screenshot displays the Xilinx Vivado IDE interface for a SoC integration project. The interface is divided into several panes:

- Flow Navigator (Left):** Shows the project workflow. Three steps are highlighted with red boxes and numbered: **1 Run Synthesis**, **2 Run Implementation**, and **3 Generate Bitstream**.
- Sources (Top Left):** Lists design sources including 'design_1_wrapper', 'constraints', and 'simulation'.
- IP Catalog (Middle Left):** A search interface for IP cores and interfaces, showing categories like 'User Repository', 'Vivado Repository', and 'AXI Infrastructure'.
- Diagram (Right):** A block diagram of the SoC architecture. Key components include 'MicroBlaze' (processor), 'MicroBlaze local memory', 'MicroBlaze_0_axi_periph', 'AXI Interconnect', and 'AXI UARTlite'. It also shows clock and reset logic.
- Source File Properties (Bottom Left):** Shows details for the 'constraint.xdc' file, including its location, type (XDC), size (0.5 KB), and modification date.
- Tcl Console (Bottom):** Displays the output of the implementation process, including the command 'launch_runs impl_1' and performance metrics such as CPU time, elapsed time, memory usage, and gain.



SoC Integration (16)

- Successful Implementation

The screenshot displays the Xilinx Vivado IDE interface. The left sidebar shows the 'IMPLEMENTATION' section with 'Open Implemented Design' selected. The main workspace is divided into several panes:

- Netlist:** Shows the design hierarchy including 'design_1_wrapper', 'Nets (7)', 'Leaf Cells (3)', and 'design_1_i (design_1)'.
- Source File Properties:** Shows details for 'constraint.xdc', including its location, type (XDC), and size (0.5 KB).
- Timing Summary:** A table summarizing timing constraints and their results.

| Setup | Hold | Pulse Width |
|--------------------------------------|----------------------------------|---|
| Worst Negative Slack (WNS): 3.558 ns | Worst Hold Slack (WHS): 0.023 ns | Worst Pulse Width Slack (WPWS): 7.000 ns |
| Total Negative Slack (TNS): 0.000 ns | Total Hold Slack (THS): 0.000 ns | Total Pulse Width Negative Slack (TPWS): 0.000 ns |
| Number of Failing Endpoints: 0 | Number of Failing Endpoints: 0 | Number of Failing Endpoints: 0 |
| Total Number of Endpoints: 12714 | Total Number of Endpoints: 12714 | Total Number of Endpoints: 4269 |

Below the table, it states: "All user specified timing constraints are met."



SoC Integration (17)

- Program FPGA

The screenshot displays the Xilinx Vivado IDE interface. On the left, the 'PROJECT MANAGER' and 'IP INTEGRATOR' panels are visible. The 'PROGRAM AND DEBUG' panel is active, showing the 'Open Hardware Manager' button highlighted with a red box and the number 1. The 'Hardware Manager' window shows a table of hardware components:

| Name | Status |
|-----------------------------------|------------|
| localhost (1) | Connected |
| xilinx_tcf/Digilent/210319B7CD3CA | Open |
| xc7a100t_0(1) | Programmed |

The 'constraint.xdc' window shows the following code:

```
1 set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 } [get_ports { clk_100MHz }]; #IO_L12P_T1_MRCC_35 Sch=gcclk[100]
2 set_property -dict { PACKAGE_PIN C2 IOSTANDARD LVCMOS33 } [get_ports { reset_rtl_0 }]; #IO_L16P_T2_35 Sch=ck_ist
3
4 set_property -dict { PACKAGE_PIN D10 IOSTANDARD LVCMOS33 } [get_ports { uart_rtl_0_txd }]; #IO_L19M_T3_VREF_16 Sch=uart_rxd_out
5 set_property -dict { PACKAGE_PIN A9 IOSTANDARD LVCMOS33 } [get_ports { uart_rtl_0_rxd }]; #IO_L14M_T2_SRCC_16 Sch=uart_txd_in
```

The 'Console' window shows the output of the 'open_hw_target' command:

```
open_hw_target
INFO: [Labtools1stcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319B7CD3CA
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [index [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
```



Overview

1. Package SNN IP
2. SoC Integration with MicroBlaze
3. Software Implementation
4. Flash memory configuration



Software Implementation (1)

- Export Hardware platform for Software DevKit

The screenshot displays the Xilinx Vivado IDE interface. The 'File' menu is highlighted with a red box and a circled '1'. The 'Hardware Manager' window shows the project hierarchy with 'xc7a100t_0 (1)' selected. The 'constraint.xdc' window is open, showing several 'set_property' commands for package pins. The 'Export Hardware' dialog is open, with 'Include bitstream' checked and 'Export to: <Local to Project>' selected. The dialog is highlighted with a red box and a circled '2'. The 'Tcl Console' at the bottom shows the following commands and output:

```
set_property PROGRAM_FILE (/home/doanh/Work/FPGA_SNN/FPGA_SNN_UART_SoC/runs/imp1_1/design_1_wrapper.bit) [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
```



Software Implementation (2)

- Launch SDK (File/Launch SDK)

The screenshot displays the Xilinx Vivado IDE interface. The 'Hardware Manager' window shows a project named 'localhost(1)' with a status of 'Connected'. The 'constraint.xdc' window contains the following code:

```
1 set_property -dict { PACKAGE_PIN E3 IOSTANDARD LVCMOS33 [get_ports { clk_100MHz }]; #IO_L12P_T1_MRCC_35 Sch=clk_100MHz }
2 set_property -dict { PACKAGE_PIN C2 IOSTANDARD LVCMOS33 [get_ports { reset_rtl_0 }]; #IO_L16P_T2_35 Sch=ck_rst
3
4 set_property -dict { PACKAGE_PIN D10 IOSTANDARD LVCMOS33 [get_ports { uart_rtl_0_txd }]; #IO_L19W_T3_VREF_16 Sch=uart_rxd_out
5 set_property -dict { PACKAGE_PIN A9 IOSTANDARD LVCMOS33 [get_ports { uart_rtl_0_rxd }]; #IO_L14N_T2_SRCC_16 Sch=uart_txd_in
```

The 'Launch SDK' dialog box is open, showing the 'Exported location' and 'Workspace' both set to '<Local to Project>'. A red circle with the number '2' highlights the dialog box.

The Tcl Console shows the following command and output:

```
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
file mkdir /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_Soc/SNN_UART_Soc.sdk
file copy -force /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_Soc/SNN_UART_Soc.tuns/imp1_1/design_1_wrapper.sysdef /home/doanh/Work/FPGA_SNN/FPGA/SNN_UART_Soc/SNN_UART_Soc/design_1_wrapper.hdf
```



Software Implementation (3)

- Create a new Application Project in SDK

1

2

3

system.hdf

design_1_wrapper_hw_platform_0 Hardware Platform Specification

Design Information

Target FPGA Device: 7a100t
Part: xc7a100tcsq324-1
Created With: Vivado 2019.1
Created On: Wed Sep 13 14:44:20 2023

Address Map for processor microblaze_0

| Cell | Base Addr | High Addr | Slave I/f | Mem/Reg |
|---------------------------|------------|------------|-----------|----------|
| SNN_top_0 | 0x44a00000 | 0x44a0ffff | s_axi | REGISTER |
| axi_uartlite_0 | 0x40600000 | 0x4060ffff | S_AXI | REGISTER |
| microblaze_0_local_memory | 0x00000000 | 0x0001ffff | SLMB | MEMORY |

Address Map for MDM mdm_1

| Cell | Base Addr | High Addr | Slave I/f | Mem/Reg |
|------|-----------|-----------|-----------|---------|
|------|-----------|-----------|-----------|---------|

IP blocks present in the design

| Resource | Path | Location |
|--|-------------------|----------|
| rst_clk_wiz_1_100M | proc_sys_reset | 5.0 |
| microblaze_0_local_memory_dlmbram_if_cntlr | lmb_bram_if_cntlr | 4.0 |
| clk_wiz_1 | clk_wiz | 6.0 |
| microblaze_0_local_memory_dlmbram_if_cntlr | lmb_bram_if_cntlr | 4.0 |

Overview

Target Connections

- Hardware Server
- Linux TCF Agent
- QEMU TcfGdbClient

Problems

Tasks

Console

Properties

SDK Terminal

0 items

| Description | Resource | Path | Location |
|-------------|----------|------|----------|
|-------------|----------|------|----------|

14:53:27 INFO : Successfully done setting SDK workspace
14:53:27 INFO : Processing command line option -hwspec /home/doanh/Work/FPGA_SNN/FF



Software Implementation (4)

- Make your own software

```
#include <stdio.h>
#include "platform.h"
#include "xil_printf.h"
#include "xuartlite_1.h"

#define UARTLITE_BASEADDR XPAR_UARTLITE_0_BASEADDR

#define SNN_BASE_ADDRESS 0x44a00000
#define SNN_STATUS (SNN_BASE_ADDRESS)
#define SNN_SPIKEQ (SNN_BASE_ADDRESS + 0x04)
#define SNN_CONFIG (SNN_BASE_ADDRESS + 0x08)
#define SNN_NUMBER (SNN_BASE_ADDRESS + 0x0C)

static inline void reg_write32(uint32_t addr, uint32_t data) {
    volatile uint32_t * ptr = (volatile uint32_t *) addr;
    *ptr = data;
}

static inline uint32_t reg_read32(uint32_t addr) {
    volatile uint32_t * ptr = (volatile uint32_t *) addr;
    return *ptr;
}

int main()
{
    init_platform();

    print("Hello World\n");
    for (int i = 0; i < 40; i++) {
        reg_write32(SNN_CONFIG, 0x1);
        xil_printf("SPIKE loading . . . %d\n", i);

        for (int j = 0; j < 100000; j++) {
            uint32_t temp = reg_read32(SNN_STATUS);
        }
    }
}
```

The screenshot shows the Xilinx IDE interface. The Project Explorer on the left shows a project named 'design_1_wrapper_hw_platform_0' with a sub-project 'hello_world'. The main editor displays the C source code for 'helloworld.c'. The Outline window on the right shows the file structure. The Console window at the bottom shows the execution output, including the 'Hello World' message and the SPIKE loading progress. The SDK Log window shows the Xilinx SDK initialization process.



Software Implementation (5)

- Build & Run Configuration & Apply & Run

The screenshot shows the 'Run Configurations' dialog in an IDE. The configuration is named 'System Debugger using Debug_hello_world.elf on Local'. The 'Debug Type' is set to 'Standalone Application Debug' and the 'Connection' is 'Local'. The 'Hardware Platform' is 'design_1_wrapper_hw_platform_0' and the 'Bitstream File' is 'design_1_wrapper.bit'. The 'FPGA Device' and 'PS Device' are both set to 'Auto Detect'. The 'Summary of operations to be performed' section is expanded, showing 'Reset entire system' and 'Program FPGA' checked. The 'Run' button is highlighted with a red circle 4.

1. Select the configuration in the list.

2. Expand the configuration.

3. Check 'Reset entire system' and 'Program FPGA'.

4. Click the 'Run' button.



Software Implementation (6)

- Using UART display with baud rate of 115200

```
~/Work/SNN_FPGA/FPGA/SNN_UART_SoC/SNN_UART_SoC.sim/sim_1/behav/xsim  sudo python3 -m serial.tools.miniterm /dev/ttyUSB1 115200
[sudo] password for doanh:
--- Miniterm on /dev/ttyUSB1 115200,8,N,1 ---
--- Quit: Ctrl+] | Menu: Ctrl+T | Help: Ctrl+T followed by Ctrl+H ---
loading . . . #0
SPIKE loading . . . #1
SPIKE loading . . . #2
SPIKE loading . . . #3
SPIKE loading . . . #4
SPIKE loading . . . #5
SPIKE loading . . . #6
SPIKE loading . . . #7
SPIKE loading . . . #8
SPIKE loading . . . #9
SPIKE loading . . . #10
SPIKE loading . . . #11
SPIKE loading . . . #12
SPIKE loading . . . #13
SPIKE loading . . . #14
SPIKE loading . . . #15
SPIKE loading . . . #16
SPIKE loading . . . #17
SPIKE loading . . . #18
SPIKE loading . . . #19
SPIKE loading . . . #20
SPIKE loading . . . #21
SPIKE loading . . . #22
SPIKE loading . . . #23
SPIKE loading . . . #24
SPIKE loading . . . #25
SPIKE loading . . . #26
SPIKE loading . . . #27
SPIKE loading . . . #28
SPIKE loading . . . #29
SPIKE loading . . . #30
SPIKE loading . . . #31
SPIKE loading . . . #32
SPIKE loading . . . #33
SPIKE loading . . . #34
SPIKE loading . . . #35
SPIKE loading . . . #36
SPIKE loading . . . #37
SPIKE loading . . . #38
STATUS = 02
SPIKE loading . . . #39
RESULT REG = 00000002
CONFIG REG = 00000000
SPIKEQ REG = 00000000
STATUS REG = 00000001
```



Overview

1. Package SNN IP
2. SoC Integration with MicroBlaze
3. Software Implementation
4. Flash memory configuration



Flash memory configuration (1)

1. Generate a bitstream from block diagram in Vivado and export the hardware definition file (system.HDF)
2. Open SDK and define a new application project called **app.ELF**, based on system.HDF which was just exported from Vivado. Create it as a blank project.
3. Generate linker Script and ensure that all of the '*Section to Memory Region Mapping*' sections are loading from DDR.
4. Place all C application files in the src directory and build the .ELF (Default behaviour is automatic build).
5. Still in SDK and using the *xcst console*, enter the following command.

```
mb-objcopy -O srec app.elf app.srec
```

- This simply takes the app.ELF and converts it to app.SREC. This SREC format is a bootable format to store in flash

6. Create a new application project, using the same .HDF. This will be a '*SREC SPI Bootloader*' application project.
7. Generate linker script for this SREC Bootloader and ensure that all of the sections load from ilmb (BRAM).
8. Navigate to the blconfig.h file in the src directory for the SREC bootloader and set a value for FLASH_IMAGE_BASEADDR.
- The value which you set should be as follows.

```
FLASH_IMAGE_BASEADDR = Flash_base_address + OFFSET.
```

- The Flash_base_address is viewable in your linker script for your **app.ELF**.

9. Go back to Vivado and in your block diagram, associate the **app.ELF** file with the design. Ensure that you update your associated ELF file so that it is using your app.ELF rather than mb_bootloop_le.elf.
10. Re-generate the bitstream. This will initialise your BRAM with the app bootloader. This should produce a fresh **system.bit** file.
11. Generate the memory configuration files (**app.mcs**) for programming to your Flash device.

```
data_files = app.SREC ; bit_files = system.bit
```

12. Program the configuration device with **app.mcs** and specify the address range to be '*Entire configuration memory device*'.

13. Once this has finished, you will need to right click on your device in hardware manager and click '*Boot from configuration memory device*'.



Flash memory configuration (2)

- Generate a bitstream from block diagram in Vivado and export the hardware definition file (system.HDF)

1. Select export hardware definition

| Name | Constraints | Status | WNS | TNS | WHS | THS | TPWS | Total Power | Failed Routes | LUT | FF | BRAMS | URAM | DSP | Start | Elapsed | Run Strategy | Report Str. |
|----------------------------|-------------|----------------------------|-------|-------|-------|-------|-------|-------------|---------------|-------|-----|-------|------|-----|------------------|----------|---|-------------|
| synth_1 (active) | constrs_1 | synth_design Complete! | | | | | | | | 0 | 0 | 0.0 | 0 | 0 | 9/15/23, 5:37 PM | 00:00:18 | Vivado Synthesis Defaults (Vivado Synthesis 2019) | Vivado Sy |
| impl_1 | constrs_1 | Implementation Out-of-date | 3.385 | 0.000 | 0.025 | 0.000 | 0.000 | 0.286 | 0 | 10444 | 454 | 62.5 | 0 | 3 | 9/15/23, 6:02 PM | 00:01:40 | Vivado Implementation Defaults (Vivado Implementation 2019) | Vivado Im |
| Out-of-Context Module Runs | | | | | | | | | | | | | | | | | | |
| design_1 | | Submodule Runs Complete | | | | | | | | | | | | | 9/15/23, 5:35 PM | 00:01:49 | | |



Flash memory configuration (3)

- Launch SDK & create new SREC SPI bootloader app.

The screenshot illustrates the steps to create a new SREC SPI bootloader application in the Xilinx IDE. The interface is divided into several panes:

- File Explorer:** Shows the project structure with folders like 'design_1_wrapper_hw_platform_0', 'hello_world', and 'hello_world_boot'.
- Code Editor:** Displays C code with includes like `<stdio.h>`, `<stdlib.h>`, and `<string.h>`, along with defines and declarations.
- Templates:** A dialog box titled 'New Project' showing 'Available Templates'. The 'SREC SPI Bootloader' template is highlighted with a red box and a circled '2'. Its description states: 'Simple bootloader for loading SREC images from non volatile memory (SPI). This program assumes that you have an SREC image programmed into SPI flash already. The program also assumes that the target SREC image is an application for this processor that does not overlap the bootloader and resides in separate physical memory in the hardware. Typically this application is initialized into BRAM so that it bootloads the SREC image when the FPGA is powered up. Update the serial_flash_family and serial_flash_interface in xilisp library in BSP settings! Don't forget to modify blconfig.h to reflect the offset where your SREC image resides in non-volatile memory!'
- Wizard Navigation:** At the bottom of the wizard, the 'Finish' button is highlighted with a red box and a circled '3'.
- Console:** Shows log output from the SDK, including messages like 'Registering command handlers for SDK TCF services' and 'Successfully done setting SDK workspace'.



Flash memory configuration (4)

- Modify BSP settings of SREC SPI bootloader app.

1. Select the project in Project Explorer.

2. Select the BSP.

3. Select .xilif option in overview tab.

4. Set the serial_flash_family value to 5.

5. Click the OK button.


| Name | Value | Default | Type | Description |
|------------------------|-------|---------|---------|----------------------------|
| serial_flash_family | 5 | 1 | integer | Indicates the Serial Flash |
| serial_flash_interface | 1 | 1 | integer | Indicates the Serial Flash |

```
13:11:59 INFO : Command handlers for SDK TCF services
13:11:59 INFO : XSCT server: xsct -n -interactive /home/doanh/Work/FPGA_S
13:11:59 INFO : XSCT server has started successfully.
13:11:59 INFO : Successfully done setting XSCT server connection channel
13:11:59 INFO : Successfully done setting SDK workspace
13:11:59 INFO : Processing command line option -hwspec /home/doanh/Work/FPGA_SNN/FF
13:11:59 INFO : Checking for hwspec changes in the project design_1_wrapper_hw_plat
```



Flash memory configuration (5)

- Change **FLASH_IMAGE_BASEADDR = 0x003D0900** *



* Apply for Arty A7 100T; Different FPGAs required different address;



Flash memory configuration (6)

- Generate linker script & assign to ilmb_bram

1. Right click & Select generate linker script

| Memory | Base Address | Size |
|---------------------------|--------------|--------|
| microblaze_0_local_memory | 0x00000000 | 128 KB |



Flash memory configuration (7)

- Re-do step 4 & step 6 for your application project.

The screenshot shows the Xilinx IDE interface. In the Project Explorer on the left, the project structure is visible. Two items are highlighted with red boxes and numbered: 'hello_world' (marked with a '1') and 'hello_world_bsp' (marked with a '2'). The main editor window displays the 'Linker Script: Iscript.ld' configuration. It includes a description of linker scripts, a table of available memory regions, stack and heap size settings, and a table for section to memory region mapping. The SDK Log at the bottom shows the following output:

```
13:11:59 INFO : Launching XSCT server: xsct -n -interactive /home/doanh/Work/FPGA_S...
13:11:59 INFO : XSCT server has started successfully.
13:11:59 INFO : Successfully done setting XSCT server connection channel
13:11:59 INFO : Successfully done setting SDK workspace
13:11:59 INFO : Processing command line option -hwspec /home/doanh/Work/FPGA_SNN/FP...
13:11:59 INFO : Checking for hwspec changes in the project design_1_wrapper_hw_plat...
13:24:00 INFO : Inferring section assignments and sizes from elf file: /home/doanh/...
```



Flash memory configuration (8)

- Generate .SREC file from .ELF file of your application

1. Select launch shell from Xilinx tab



Flash memory configuration (9)

- Go back Vivado & associate .ELF file to block design

1. Select Associate .ELF files from Tools tab

2. Find & Choose your .ELF files

3

```
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - lmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Successfully read diagram <design_1> from BD file </home/doanh/Work/FPGA_SNN/FPGA_SNN_Demo/srcs/sources_1/bd/design_1/design_1.bd>
```



Flash memory configuration (10)

- Re-generate Bitstream & export it

The screenshot shows the Xilinx Vivado IDE interface. On the left, the 'IMPLEMENTATION' section is expanded to 'Open Implemented Design', where 'Generate Bitstream' is highlighted with a red box and a circled '1'. The 'Export Bitstream File' dialog is open, showing a file list with 'system.bit' selected, highlighted with a red box and a circled '3'. A red box and circled '2' points to the 'Export Bitstream File' dialog title. A red box and circled '4' points to the 'Save' button in the dialog. Below the dialog, the 'Design Timing Summary' report is visible, showing a table of timing metrics.

2. Select export bitstream from export tab.

| Setup | Hold | Pulse Width |
|--------------------------------------|----------------------------------|---|
| Worst Negative Slack (WNS): 3.385 ns | Worst Hold Slack (WHS): 0.025 ns | Worst Pulse Width Slack (WPWS): 7.000 ns |
| Total Negative Slack (TNS): 0.000 ns | Total Hold Slack (THS): 0.000 ns | Total Pulse Width Negative Slack (TPWS): 0.000 ns |
| Number of Failing Endpoints: 0 | Number of Failing Endpoints: 0 | Number of Failing Endpoints: 0 |
| Total Number of Endpoints: 14008 | Total Number of Endpoints: 14008 | Total Number of Endpoints: 4924 |

All user specified timing constraints are met.



Flash memory configuration (11)

- Generate memory configuration file

1. Select Generate Memory Configuration files

2. Choose s25fl128sxxxx0-spi-x1_x2_x4 *

5. Select your generate bitstream

6. Set start address of data files (see step 5) & Select your generate .SREC file

* Apply for Any A7 100T; Different FPGAs required different memory parts;



Flash memory configuration (12)

- Add configuration memory device & program it


The screenshot shows the Vivado Hardware Manager interface. On the left, the 'Hardware' tree is visible with a red box around the 's25f128sxxxxx0-spi-x1_x2_x4' device, labeled with a red circle '2'. Below it, the 'Configuration Memory Device P' window is open, showing the device name and memory part. A red box labeled '3' highlights the 'Add Configuration Memory Device' button. The 'Program Configuration Memory Device' dialog is also shown, with a red box labeled '4' around the 'Configuration file' field and a red box labeled '5' around the 'Program Operations' section. At the bottom, the 'PROGRAM AND DEBUG' section is visible, with a red box labeled '6' around the 'Generate Bitstream' button.

2. New target with JTAG frequency of 3MHz

3. Right click & Add configuration memory device & program

4. Select your generated memory configuration file

6. NOTE: Before OK. Need to change Jump JP1 on FPGA board to JTAG*



* Apply for Arty A7 100T; Different FPGAs have different setups;




Flash memory configuration (13)

- Boot from memory configuration device

0. Change Jump JP1 on FPGA board to SPI Flash*

1. Right click & Select boot from memory configuration device





The University of Aizu

**Thank you
for your attention.**