Teaching materials for the VLSI-II class such as tutorials (in Japanese) for the Cadence software tools (e.g. layout tools, Spice simulator, parasitic extractor, etc.) and laboratory exercises which will be used for the class have been prepared. The use of Verilog-XL hardware description language for a top-down approach to VLSI design was explored.