Next: High-speed Network Courseware Up: Projects Previous: Efficient Performance-Driven Algorithms

Hardware Support of Self-Timing and Event-Driven Systems (Logical and VLSI Design)

Victor I. Varshavsky,
Professor, Computer Logical Design Laboratory

The materials for student tutorial on Computer Architecture are prepared.

The materials for the courses for master and post-graduated students in Event-Driven Architecture and Hardware Support of Concurrent Processes are prepared.

Student works in Logical and VLSI Design for Self-Timing and Event-Driven Systems are organized.


www@u-aizu.ac.jp
January 1996